#### JSPM's

## Rajarshi Shahu College of Engineering, Pune

## **Department of Electronics & Telecommunication Engineering**

\_\_\_\_\_

# INNOVATIONS IN TEACHING AND LEARNING

**Subject:** CMOS Design Verification Class: T.Y. BTech E&TC **Topic:** VHDL code program and CMOS circuit design

NAME OF THE ACTIVITY: VHDL code programming and CMOS design and layout

- **I. Concept:** Simulation and synthesis using tools like Xilinx, ModelSim, Vivado Stick diagrams and layout drawing.
- II. **Objective** (**Goal**): To design and simulate digital circuits using VHDL for real-world applications. To understand and implement CMOS logic gates and analyze their electrical behaviour.
- III. **Appropriateness (Relevance of Selected Method):** Highly aligned with industry-standard tools and design practices. Prepares students for VLSI, ASIC, FPGA, and EDA tool-based careers. Enables application of MOSFET-level understanding in CMOS layouts and VHDL modelling.

#### **IV.** Effective Presentation (Implementation Details):

1) To write VHDL code, simulate with test bench, synthesis, implement on PLD 4 bit ALU for add, subtract, AND, NAND, XOR, XNOR, OR

YouTube Link: <a href="https://www.youtube.com/watch?v=ECR1Aj4LUgI">https://www.youtube.com/watch?v=ECR1Aj4LUgI</a>


2) To write VHDL code and test bench, synthesis, simulate and download into PLD of 4 bit bidirectional shift register.

You Tube Link: https://www.youtube.com/watch?v=mm0ycI4rPGI


3) To design following logic, prepare layout in multimetal layers and simulate. Assume suitable technology, load capacitance free running frequency, switching timing etc. CMOS NAND, NOR

You Tube Link: https://www.youtube.com/watch?v=tC3F5it\_T08






## **CMOS NOT, NAND, NOR**




Design a layout for Single Bit SRAM Cell using CMOS Technology.

You Tube Link: <a href="https://www.youtube.com/watch?v=t2MSO9YXgrY">https://www.youtube.com/watch?v=t2MSO9YXgrY</a>





**Experiment Title: Single Bit SRAM Cell.** 



### V. Results (Impact):

- Improves problem-solving and design skills by transitioning from logic gates to complex systems.
- Boosts employability in domains like VLSI, embedded systems, and digital design.
- Builds a strong base for **higher education or research** in microelectronics and embedded systems.

## VI. Reproducibility and Reusability by Other Scholars for Further Development

Sr.No	Innovation Used by	Details of User	Purpose of
			Reproducibility and Reusability
1	B Tech students	students	A reproducible CMOS layout ensures that
			chip fabrication results will match simulation
			predictions.

## VII. PEER REVIEW AND CRITIQUE

Category: Interna	l/External/Interd	lepartmental
Score: (1:Least	2: Moderate	3:Highly)

**Question 1.**Is this Innovative Teaching and Learning Methodology useful during content delivery?

**Question 2.** Did this innovation increase student motivation or participation?

**Question 3.**Will it show improvement in student learning?

**Question 4.** Suggestions for improvement in future iterations.

Category	Name of Peer	Organiza	Q.1	Q.2	Q.3	Q. 4 Suggestion/Critique
		tion				